"Baker, Jacob R"

"CMOS Circuit Design, Layout and Simulation" - \\201102ENGGPSX - Wiley India 2011 New Delhi - 1040p.

includes index and biblioraphy

9.79E+12